Speculation Invariance (InvarSpec): Faster Safe Execution Through Program Analysis

Zirui Neil Zhao, Houxiang Ji, Mengjia Yan, Jiyong Yu, Christopher Fletcher, Adam Morrison, Darko Marinov, Josep Torrellas

Univ. of Illinois, Tel Aviv Univ.

ziruiz6@illinois.edu

International Symposium on Microarchitecture (MICRO) October 2020



Speculative Execution Attacks

```
Modern microprocessors are threatened by speculative execution side-channel attacks
Transient instruction: instruction bound to squash
Speculative execution attack: uses transient instructions to leak secrets
```

```
if (x < array1_size) { // mispredicted
    uint8 secret = array1[x]; // transient
    uint8 y = array2[secret * 64]; // transient
}</pre>
```

How Most Existing Hardware Defenses Work

- Special hardware mechanism that protects instructions while they are speculative
- When the instruction reaches Visibility Point (VP), the protection is lifted

VP: Point when the instruction can execute safely without protection

Depends on the threat model

- Spectre: when all older branches are resolved
- Comprehensive*: when the instruction cannot be squashed anymore



* Yan et al., "InvisiSpec: Making Speculative Execution Invisible in the Cache" (MICRO'18)

Squashing and Transmitter Instructions





4

Squashing instruction: can cause squashes that may lead to security violations (defined by the threat model)

Transmitter instruction: execution can create operanddependent microarchitectural resource usage that reveals a secret

* Sakalis et al., "Efficient invisible speculative execution through selective delay and value prediction" (ISCA'19)

Observation: Hardware is Over-Protecting



- *Id x* is neither data nor control dependent on the branch
- *Id x* will always read from the same value of *x* and commit

No need to protect Id x



5

Why? Hardware Only Has the View of Dynamic Execution Path



Insight: Speculation Invariance

Intuition: A speculative instruction can become Speculation Invariant at some point before turning non-speculative



Insight: Speculation Invariance



Contribution

- InvarSpec: A software-hardware framework that
 - o Identifies when a speculative instruction becomes Speculation Invariant
 - Allows the execution of the speculative instruction without protection

o Components of InvarSpec:

- 1) Static analysis pass of the program
- 2) Core microarchitecture



Contribution

- InvarSpec: A software-hardware framework that
 - Identifies when a speculative instruction becomes Speculation Invariant
 - Allows the execution of the speculative instruction without protection

Components of InvarSpec:

- 1) Static analysis pass of the program
- 2) Core microarchitecture
- Reduction in the execution overhead of existing hardware defense schemes
 - Fence while speculative: $195.3\% \Rightarrow 108.2\%$
 - Delay on Miss: $39.5\% \Rightarrow 24.4\%$
 - InvisiSpec: $15.4\% \Rightarrow 10.9\%$

Speculation Invariance (SI)

A speculative instruction *i* becomes Speculation Invariant (SI) when

(1) whether *i* will execute, and

(2) the values of *i*'s source operands

do not depend on speculative state

We say that *i* reaches its Execution-Safe Point (ESP) when:

- (1) it is speculation invariant, and
- (2) its source operands are ready

 $z = \operatorname{Id} y$ $\operatorname{Id} x$ $\operatorname{Id} x$

Proposal: Lift the protection mechanism as soon as a speculative instruction reaches its ESP and execute without protection

Intuition: The instruction is guaranteed to eventually commit using the exact same operands, despite any future squashes

What We Gain



What We Gain



Safe Set (SS) of an Instruction

Safe Set (SS) for an instruction *i*: set of **older** squashing instructions that cannot prevent *i* from becoming Speculation Invariant.

When is the HW sure that instruction *i* has become Speculation Invariant?

- If HW does not know *i*'s SS: all of its older squashing instructions have produced their final results
- If HW knows *i*'s SS: all of its older squashing instructions <u>that are not in SS(*i*)</u> have produced their final results



InvarSpec's Threat Model

InvarSpec inherits the transmitters and the threat model from the hardware defense scheme that it augments

Rule out attacks based on the exact timing of when speculative instructions execute

Why? Because the underlying hardware schemes that InvarSpec augments do not consider them

In the paper:

- Squashing instructions: branches & loads
- Transmitter instructions: loads

InvarSpec Framework

- Software: analysis pass that generates SS for the instructions
 - <u>Baseline</u>: Populates SS with instructions that are safe **for all** the execution paths
 - <u>Enhanced</u>: Also places in SS some instructions **not safe** for some execution paths
- Hardware: microarchitecture in the processor core
 - Brings SS of the instruction being executed to the pipeline
 - o Computes when the instruction becomes Speculation Invariant and can execute

InvarSpec Analysis: Baseline

Instruction Dependence Graph (IDG) of instruction *i*: a graph that contains all instructions within the same function that may affect whether *i* executes or the values of *i*'s source operands.





 $SS(ld x) = \{ld c\}$

InvarSpec Analysis: Enhanced

Insight: Some dependencies only exist on certain execution paths to *i*

Technique: Remove some of the edges from the IDG(*i*) and place more squashing instructions in the SS(*i*)

Benefit: Better performance while still secure

More details in the paper

Hardware Support: Storing SS



Store SSs in SS pages

- Fixed VA offset between code and SS pages
- Fixed offset between instruction and its SS

Hardware Support: Bringing SS on Demand



To TLB

Hit

Miss



PCs from SS cache: $SS(i) = \{0x12F, 0x96\}$



PCs from SS cache: $SS(i) = \{0x12F, 0x96\}$



PCs from SS cache: SS(*i*) = {0x12F, 0x96}



PCs from SS cache: $SS(i) = \{0x12F, 0x96\}$

Transmitter <i>i</i>			; (=)		€		⊜				
	0x′	0x110 0x12F		0x108		0x96		0x90			
	1010		SS Bitmask		SS Bitmask		SS Bitmask		SS Bitmask		Head
	SI	Final	SI	Final	SI	Final	SI	Final	SI	Final	

PCs from SS cache: $SS(i) = \{0x12F, 0x96\}$



PCs from SS cache: $SS(i) = \{0x12F, 0x96\}$



Evaluation: Execution Overhead (SPEC 2017)

Vanilla: Defense scheme without InvarSpec SS: Defense scheme with InvarSpec Baseline SS++: Defense scheme with InvarSpec Enhanced



Place fences before speculative loads

Average execution overhead of InvarSpec over conventional (unsafe) core



Delay-On-Miss (DOM)

Allow speculative loads to access only L1; stall if miss on L1



InvisiSpec

Invisibly issue speculative loads and follow up with a second access

InvarSpec delivers substantial reductions in the execution overhead of defense schemes

28

Conclusion: InvarSpec

- Defense scheme against speculative execution attacks that combines cooperative compiler and hardware mechanisms
- Can augment many existing hardware-only defense schemes
- Substantially reduces the overhead of defense schemes:
 - Fence: $195.3\% \Rightarrow 108.2\%$
 - DOM: $39.5\% \Rightarrow 24.4\%$
 - InvisiSpec: $15.4\% \Rightarrow 10.9\%$



Available at: <u>http://iacoma.cs.uiuc.edu/iacoma-papers/micro20_1.pdf</u>

Speculation Invariance (InvarSpec): Faster Safe Execution Through Program Analysis

Zirui Neil Zhao, Houxiang Ji, Mengjia Yan, Jiyong Yu, Christopher Fletcher, Adam Morrison, Darko Marinov, Josep Torrellas

Univ. of Illinois, Tel Aviv Univ.

ziruiz6@illinois.edu

International Symposium on Microarchitecture (MICRO) October 2020

