# Speculative Interference Attacks: Breaking Invisible Speculation Schemes

Mohammad Behnia,  $\mathcal{T}1$  Prateek Sahu, Riccardo Paccagnella, Jiyong Yu, Zirui Zhao,  $\mathcal{T}2$  Xiang Zou,  $\mathcal{T}2$  Thomas Unterluggauer, Josep Torrellas,  $\mathcal{T}2$  Carlos Rozas,  $\mathcal{T}3$  Adam Morrison,  $\mathcal{T}2$  Frank Mckeen,  $\mathcal{T}2$  Fangfei Liu,  $\mathcal{T}4$  Ron Gabor, Christopher W. Fletcher,  $\mathcal{T}2$  Abhishek Basak,  $\mathcal{T}5$  Alaa Alameldeen

University of Illinois at Urbana-Champaign, 1 University of Texas at Austin, 1 Intel Corporation, 13 Tel Aviv University, 14 Toga Networks, 15 Simon Fraser University

## Introduction

- Microarchitectural Side Channels
  - Cache-based
- Spectre Attack
  - Variant 1
- Advantages to Attacker
  - Persistent State Change
  - Shared Cache Hierarchy



## **Invisible Speculation Schemes**

- Invisible Speculation Schemes
  - Mechanisms to thwart speculative, persistent cache state changes
- Example: Delay-On-Miss
  - Any cache state change is deferred until load becomes non-speculative
  - Loads that hit in the L1 forward results to dependent instructions



Victim Core



#### **Speculative Interference Attacks**

- Observation: Secret-Dependent timing effects can be monitored indirectly by how they interact with older nonspeculative instructions
- Idea: By creating a "ripple effect" we can transform transient interactions into persistent state changes in the cache even with invisible speculation enabled



### Speculative Interference Attacks

- Can induce contention on a large number of microarchitectural resources using different instructions
- If this "ripple effect" targets non-speculative memory accesses it can affect their ordering



#### Attack Framework



# Story of this Paper

- Speculative Interference Attacks undermine the security of a prominent family of Hardware Spectre Defenses
- 1. Mis-speculated younger instructions can affect the timing of older bound-to-retire instructions including memory operations
- 2. Altering timing of memory operations can change the order of one memory operation relative to others and expose secrets via persistent changes to cache state

# Outline

- Attack Variants
- D-Cache PoC
- Defenses

#### **Interference Gadgets**

• Type 2: Secret-dependent interference time



## **Interference Gadgets**

• **Type 1**: Operand-dependent resource usage patterns

```
secret = load(...)
f(secret)
```

• **Type 3**: Interference existence is secret-dependent

```
secret = load(...)
if(secret)
    f()
```

interference\_target; if (i < N) { // mispredict secret = A[i]; // access interference\_gadget(secret); }

```
(a) Attack framework
```









## Interference Targets

- Victim L1 D-cache and L1 Icache access streams
- Can also manifest in permutations of D-cache and I-cache memory access patterns





## **Vulnerability Matrix**

Target Variant	Reference Load
$V \uparrow D - V \uparrow D$	V1D
$V \uparrow D - V \uparrow I$	V1D
VîD — AîD	A1D
V1I-A1D	A1D

 $V \uparrow D$ : Victim Data Access  $V \uparrow I$ : Victim Instruction Fetch  $A \uparrow D$ : Attacker Data Access

Gadget		Target					
	Gadget	Accesses With Secret V <sup>D</sup> -V <sup>D</sup> & V <sup>I</sup> -V <sup>D</sup>	-Dependent C V <sup>D</sup> -A <sup>D</sup>	)rder V <sup>I</sup> -A <sup>D</sup>			
Type	2 (NPEU)	InvisiSpec (Spectre), DoM (non-TSO), SafeSpec (WFB)	All	All			
Туре	1 (MSHR)	InvisiSpec (Spectre), Safe- Spec (WFB)	InvisiSpec, SafeSpec, MuonTrap	InvisiSpec, SafeSpec, Muon-			
Туре	1 (RS)	_	-	Irap InvisiSpec, DoM			

## **D-Cache PoC**

- Victim and Attacker Threads on Separate Cores
- Shared memory addresses A and B that map to same LLC set and slice
- Victim issues A-B or B-A using secret dependent load ordering
- Attacker primes and probes replacement policy state of LLC set to identify issue order

#### **D-Cache PoC Interference Gadget**



#### VSQRTPD

1 micro-op execution port 0 Latency of 15–16 cycles Reciprocal throughput of 9–12 cycles



### **D-Cache PoC Receiver Protocol**

- Quad Age LRU Replacement Policy
  - QLRU\_H11\_M1\_R0\_U0

(a) After Prime Sequence	EV0	EV1	EV2	EV3EV11	EV12	EV13	EV14	A
	2	2	2	2	2	2	2	3
(b) Victim Access A-B	В	EV1	[ EV2 ]	EV3EV11	EV12	EV13	EV14	A
	1	3	3	3	3	3	3	2
(c) Probe with FV15-FV29	В	EV15	EV16	EV17EV25	EV26	EV27	EV28	EV29
	3	3	3	3	3	3	3	2

#### D-Cache PoC End-to-End



### **D-Cache PoC Bitrate**

- Intel Core i7-7700 Kaby Lake CPU with 4 physical cores @ 3.6GHz
- Unified Reservation Station, 8 execution ports
- POC Attacker and Victim Threads run in multi-core configuration



Figure 10: D-Cache PoC channel error vs. bit rate.

# **Discussion of Defenses**

- Ideal Invisible Speculation: LLC access pattern being invariant of speculation
- Basic Defense: Fences to prevent issue of ROB instructions until window becomes non-speculative
- More advanced Defense:
  - Not Delaying Older Instructions:
    - Priority Tagging based on speculative window in RS
    - Scheduler to predict speculative interference
  - Not Releasing Resources Early:
    - Operand independent executions times

# Thank You