Jamais Vu: Thwarting Microarchitectural Replay Attacks

Dimitrios Skarlatos[†], **Zirui Neil Zhao**[†], Riccardo Paccagnella, Christopher Fletcher, Josep Torrellas

University of Illinois Carnegie Mellon University

⁺ Authors contributed equally to this work

ASPLOS'21







The Era of Side-Channels



The Era of Side-Channels



Port Contention Attack*



Attacker (controls OS):

```
while (true) {
   start = time();
   // use <u>shared</u> resource
   latency = time() - start;
}
```

Attacker can infer the secret based on the measured latency:

- If latency > threshold: secret = 1;
- If latency <= threshold: secret = 0;</p>

However, this side-channel is noisy, attacker needs repeated victim execution to be confident

How to force victim to repeatedly execute vulnerable code?

Microarchitectural Replay Attacks* (MRAs)

Insight: Attacker triggers a large or unlimited number of pipeline squashes in the victim thread to replay vulnerable code

| SquashVictim (in SGX):load x; // x is publicX Page fault | Attacker clears page-table entry present bit of and flushes TLB |
|---|---|
| if (secret) { // use <u>shared</u> resource Execute! } else { // don't use <u>shared</u> resource } | Victim speculatively executes vulnerable code Page fault occurs in the victim thread. Victim squashes the pipeline Victim invokes OS (controlled by attacker) |

MRAs are beyond speculative execution side-channel attacks (e.g., Spectre)

* Skarlatos et al., "MicroScope: Enabling Microarchitectural Replay Attacks" (ISCA'19)

Generalized MRAs

Sources of squash: Exception, branch misprediction, memory consistency model violation



Attacker: Can be either supervisor- or user-level

Replay handle: Load, branch, instruction that can raise exceptions

Victim: Any instruction

Intuition: <u>detect</u> instructions that have been squashed and <u>protect</u> their re-execution with Fences



Intuition: <u>detect</u> instructions that have been squashed and <u>protect</u> their re-execution with Fences



Intuition: <u>detect</u> instructions that have been squashed and <u>protect</u> their re-execution with Fences



Fence delays an instruction execution until it is guaranteed to retire

Intuition: <u>detect</u> instructions that have been squashed and <u>protect</u> their re-execution with Fences



"Forget" the information at some point



1. How to record squashed instructions?

2. For how long to keep it?



Trade-offs between security, execution overhead, and implementation complexity

Intuition: For each static instruction, use a counter to record the difference between squashes and retirements



| Instruction PC | Counter | |
|---------------------|---------|--|
| PC(H) | 0 | |
| PC(V ₀) | 0 | |
| $PC(V_1)$ | 0 | |
| PC(V _n) | 0 | |

Intuition: For each static instruction, use a counter to record the difference between squashes and retirements



Squash: Increment counters of squashed instructions

Intuition: For each static instruction, use a counter to record the difference between squashes and retirements



Refill: Fence if the instruction's counter > 0

Intuition: For each static instruction, use a counter to record the difference between squashes and retirements



| Instruction PC | Counter | |
|---------------------|---------|--|
| PC(H) | 0 | |
| $PC(V_0)$ | 1 | |
| $PC(V_1)$ | 1 | |
| PC(V _n) | 1 | |

Refill: Fence if the instruction's counter > 0

Intuition: For each static instruction, use a counter to record the difference between squashes and retirements



Retire: Decrement counters of retired instructions (if counter > 0)

Bound replays to retirements

Counter: Implementation

Find counters in memory



Bring counters to pipeline



Hit: check count > 0 before execution

Miss: apply fence, fetch counter when safe

Intuition: Use a set-like structure, namely Squashed Buffer (SB), to record PCs of squashed instructions and the replay handle. Clear the buffer as soon as the program makes forward progress



Intuition: Use a set-like structure, namely Squashed Buffer (SB), to record PCs of squashed instructions and the replay handle. Clear the buffer as soon as the program makes forward progress



Squash: Add PCs of squashed instructions to PC Buffer, update Handle ID to the Replay Handle

Intuition: Use a set-like structure, namely Squashed Buffer (SB), to record PCs of squashed instructions and the replay handle. Clear the buffer as soon as the program makes forward progress



Refill: Fence if the instruction's PC is found in SB

Intuition: Use a set-like structure, namely Squashed Buffer (SB), to record PCs of squashed instructions and the replay handle. Clear the buffer as soon as the program makes forward progress







A set of squashed PCs (PC Buffer)

Refill: Fence if the instruction's PC is found in SB

Intuition: Use a set-like structure, namely Squashed Buffer (SB), to record PCs of squashed instructions and the replay handle. Clear the buffer as soon as the program makes forward progress



Replay Handle Retire: Clear SB

Ensure program makes forward progress

Clear-on-Retire: PC Buffer Design

PC Buffer: Tests whether a given PC belongs to a set of PCs \Rightarrow Bloom Filter



False Negatives? Impossible!

False Positives? Possible, lead to over-fencing (safe)

Insight: Leakages are typically associated with execution locality. Once program execution moves to another locality, the same victim instruction is likely to reveal different information

```
for i in 1..N
  x = secrets[i];
  handle; // H
  victim(x); // V
```

Victim instructions that are from different localities should be handled separately

Possible localities: a loop iteration, a whole loop, or a subroutine



Intuition: Compiler identifies execution localities (i.e., Epochs). Hardware allocates a different PC Buffer for each Epoch.



A set of PCs (PC Buffer)

Squash: Add squashed instructions to their corresponding PC buffers

Intuition: Compiler identifies execution localities (i.e., Epochs). Hardware allocates a different PC Buffer for each Epoch.



Refill: Fence if the instruction's PC is found in corresponding PC buffer

Intuition: Compiler identifies execution localities (i.e., Epochs). Hardware allocates a different PC Buffer for each Epoch.



Refill: Fence if the instruction's PC is found in corresponding PC buffer

Intuition: Compiler identifies execution localities (i.e., Epochs). Hardware allocates a different PC Buffer for each Epoch.



Epoch Retire: Clear the PC buffer that is associated with the retired Epoch

Scheme 3: Epoch-Rem

Intuition: Compiler identifies execution localities (i.e., Epochs). Hardware allocates a different PC Buffer for each Epoch.



Instruction Retire (Optional): Remove the instruction's PC from the PC buffer (Epoch-Rem)

Epoch-Rem: PC Buffer Design

Test whether a PC belongs to a multi-set of PCs and support removal ⇒ Counting Bloom Filter



M counters

False Negatives? Possible, lead to under-fencing (unsafe)

- Rarely happen (~0.02%)
- Cannot be controlled by attackers

False Positives? Possible, lead to over-fencing (safe)

Bounding Squashes

Example A: straight-line code, non-transient victim, exception *Example B: loop, transient victim, branch misprediction*

```
x = secret; for i in 1..N
handle 1; // except. x = secrets[i];
handle 2; // except. if (/*false*/) { // handle
...
victim(x); }
```

Example C: loop, transient victim leaks the same data, branch misprediction

```
for i in 1..N
   if (/*false*/) { // handle
      victim(x);
   }
```

1. Source of squash?

2. Victim is transient?

3. Victim is in a loop leaking the same secret every iteration?

Bounding Squashes

Example A: straight-line code, non-transient victim, exception

handle 2; // except.

x = secret;

victim(x);

•••

Example B: loop, transient victim, branch misprediction

for i in 1..N

}

victim(x);

handle 1; // except. x = secrets[i];

Example C: loop, transient victim leaks the same data, branch misprediction

```
for i in 1..N
   if (/*false*/) { // handle
      victim(x);
   }
```

| Scheme | Example A | Example B | Example C | - |
|-----------------|-----------|-----------|-----------|---|
| Counter | 1 | 1 | K† | |
| Clear-on-Retire | ROB -1 | К | K * N | |
| Epoch-Rem-Iter | 1 | 1 | Ν | |
| Epoch-Rem-Loop | 1 | 1 | К | |

if (/*false*/) { // handle

Number of Squashes

+ K: number of unrolled iterations that fit in the ROB

Summary of Designs

| Scheme | How to record? | For how long? | Protection | Complexity |
|-----------------|--|---|------------|------------|
| Counter | Count associated with static instruction | Forever | Strong | Complex |
| Clear-on-Retire | | Until replay handle instruction retires | Weak | Simple |
| Epoch-Rem-Iter | Squashed Buffer (SB) associated with ROB | Until an entire loop iteration retires | Medium | Medium |
| Epoch-Rem-Loop | | Until the entire loop retires | Strong | Medium |

Evaluation: Execution Overhead (SPEC 2017)

Evaluated Schemes:

- CoR: Clear-on-Retire scheme
- Epoch-Rem-Iter: Epoch-Rem with iteration
- Epoch-Rem-Loop: Epoch-Rem with loop
- Counter: Counter scheme



Geo. Mean of Execution Overhead over unsafe core

Conclusion

- Jamais Vu is the first defense mechanism to thwart MRAs
- Jamais Vu includes several designs with different tradeoffs between security, execution overhead, and complexity
- Epoch-Rem-Loop, the most secure design, only has an average execution overhead of 13.8% in benign execution;
 CoR, the simplest scheme, only has an average execution overhead of 2.9%



Open Source: https://github.com/dskarlatos/JamaisVu

Jamais Vu: Thwarting Microarchitectural Replay Attacks

Dimitrios Skarlatos[†], **Zirui Neil Zhao**[†], Riccardo Paccagnella, Christopher Fletcher, Josep Torrellas

University of Illinois Carnegie Mellon University

⁺ Authors contributed equally to this work

ASPLOS'21



